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NOTICE 
This report  was prepared a s  an  account of Government-sponsored 
work. 
Administration (NASA), nor any person acting on behalf of NASA: 
Neither the United States, nor the National Aeronautics and Space 
a. Makes warranty or  representation, expressed or implied, with 
respec t  to  the accuracy, completeness, o r  usefulness of the information 
contained in  this report ,  o r  that the use of any information, apparatus, 
method, o r  process  disclosed in  this report  may not infringe privately- 
owned rights;  o r  
b. Assumes any liabilities with respect  to  the use of, o r  for damages 
result ing f r o m  the use of any information, apparatus, method, o r  process  
disclosed in  this report .  
As used above, "person acting on behalf of NASA" includes any employee 
o r  contractor of NASA, or employee of such contractor,  t o  the extent that 
such employee or contractor of NASA, o r  employee of such contractor pre-  
pares ,  disseminates,  o r  provides access to, any information pursuant to 
his employment with such contractor. 
Requests for copies of this report  should be re fer red  to: 
National Aeronautics and Space Administration 
Office of Scientific and Technical Information 
Washington 25, D. C. 
Attention: AFSS-A 
No new technology has  been discovered to  date of this repor t  as a 
resu l t  of this study. 
SYNOPSIS 
Maximum usage of magnetic tape storage for digital recording r e -  
quires  that data r a t e  be constant. When data r a t e  i s  variable, specialized 
equipment must  be used to  achieve constant r a t e  recordings. Such equip- 
ment changes tape speed t o  equalize desired recording ra te  with incoming 
data ra te .  Because tape speed cannot be changed instantaneously to match 
a data ra te  change, a buffer storage system is used between data input and 
the recording head. 
Tape speed changes a r e  controlled by a closed-loop electromechanical 
E r r o r  signal for the servo is derived f rom the incoming data servo  system. 
r a t e  and the amount of data in buffer storage. 
coming data never overflows buffer storage capacity and gaps a re  not 
recorded on the tape. 
Speed i s  adjusted so  that in- 
Fo r  data re t r ieval ,  the process  i s  somewhat reversed.  Data a r e  read  
Data output f rom buffer storage is synch- f rom the tape into buffer storage. 
ronized t o  a mas ter  clock. 
requirements  and the amount of data in  buffer storage. 
And tape speed is derived f rom data output ra te  
C ONT ENT S 
Page 
NOTICE . . . . . . . . . . . . . . . . . .  ii 
SYNOPSIS . . . . . . . . . . . . . . . . .  iii 
Introduction . . . . . . . . . . . . . . . . .  
General Description . . . . . . . . . . . . . .  
Detailed Description . . . . . . . . . . . . . .  
Buffer Register . . . . . . . . . . . . . . .  
Basic System . . . . . . . . . . . . . . .  
Operating States . . . . . . . . . . . . . .  
Logical Equations . . . . . . . . . . . . .  
Hardware Estimate . . . . . . . . . . . . .  
Digital - to- Analog (D /A)  C onve r te  r . . . . . . . .  
Servo System . . . . . . . . . . . . . . .  
Frequency Response . . . . . . . . . . . . .  
Phase-Lock Loops (PLL) . . . . . . . . . . .  
Nonlinearitie s . . . . . . . . . . . . . . .  
ILLUSTRATIONS 
Figure No . 
1 . 
2 . 
3 . 
4 . 
5 . 
6 . 
7 . 
8 . 
9 . 
10 . 
11 . 
12 . 
13 . 
Basic Constant Density . Variable Da ta  Rate System . . .  
Recorder  in  the W r i t e  Mode . . . . . . . . . .  
Recorder  in the Read Mode . . . . . . . . . .  
Basic Shift Type Buffer Register . . . . . . . . .  
Synchronization Logic (Record Mode) . . . . . . .  
Digital- to  . Analog C onve r te r . . . . . . . . . .  
Velocity Servo of "VCO" . . . . . . . . . . .  
Current  or  Torque Saturation (DC Shunt Motor Il lustrated . 
Drive Circuit  Current-emf Characterist ics . . . . .  
Phase Detector Character is t ics  . . . . . . . . .  
Basic System Control State Diagram (Write Mode) 
Shift Buffer System State Diagram (Write Mode) 
. . .  
. . . .  
E r r o r  Output Saturation Characterist ics . . . . . .  
APPENDIX 
1 
1 
2 
2 
2 
3 
3 
6 
6 
7 
7 
8 
10 
Page 
1 2  
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
Derivation of Maximum Storage Requirements . . . . .  25 
. iv  . 
SERVO CONTROL AND DATA SYNCHRONIZATION STUDY 
INTRODUCTION 
Investigating the feasibility of a magnetic tape recorder-reproducer  
capable of (1) accepting data pulses at varying ra tes ,  (2) making maximum 
usage of storage space by recording data at a constant ra te ,  and (3 )  retrieving 
the recorded data at  a rate synchronized to  an external clock i s  the objective 
of the study. 
GENERAL DESCRIPTION 
This report  gives a theoretical description of such a "recorder". 
Basically, system operation will follow this scheme. Incoming data 
a r e  s tored in  a buffer regis ter .  Data a re  clocked out of the regis ter  onto 
the tape at a r a t e  compatible with the chosen packing density. A voltage 
analogous to the incoming data ra te  is  used as the e r r o r  signal i n  a closed- 
loop servo, controlling tape speed. Because a motor is incapable of making 
instantaneous speed changes, tape speed cannot immediately follow changes 
in input data rate.  Therefore, regis ter  capacity is made large enough to 
accommodate great  data influxes without overflowing, and sufficient data 
level is maintained to prevent blank spaces on the tape. 
F o r  retrieval,  an increase or decrease in data output rate is reflected 
through regis ter  data level as an increase or decrease  in  tape speed, Again, 
reg is te r  capacity and optimum data level a r e  chosen to prevent output data 
rate changes f rom depleting o r  overflowing the regis ter .  Data output is syn- 
chronized t o  a mas te r  clock, giving bit dejittering:: as an incidental but very 
important byproduct. 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  
*Dejittering is the term applied to Borg-Warner Controls method of providing 
c rys t a l  clock steady digital output from a magnetic tape recorder-reproducer .  
A patent application, 555 189, Data Transfer System, covering the method 
has  been filed. 
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DETAILED DESCRIPTION 
A detailed description of the buffer reg is te r  and servo system is given 
i n  the following paragraphs. Figure 1 i s  a simplified block diagram of the 
I r eco rde r ;  figures 2 and 3 show the recorder in  the write ( record)  and read 
~ 
I (playback) modes, respectively. 
BUFFER REGISTER 
The buffer regis ter  collects and transmits bits as required to obtain 
constant density recording with a variable, data t ransfer  ra te .  Instantaneous 
change of the data t ransfer  ra te  may be a s  much as 1000 bits per second(bps) 
between the ra tes  of 300 to 9000 bps. Since the recorder  mechanism has a 
finite inertia,  its data ra te  cannot change instantaneously. Therefore,  tem- 
porary  storage must  be provided until the tape speed is conimensurate with 
the data ra te .  Calculations deriving the maximum storage requirement for 
this  recorder  are appended. 
There  a r e  many configurations of buffer storage systems which will 
I 
provide the necessary storage requi redfor  the recorder .  One is a shift 
register with input data inserted at one end and output data transmitted f rom 
a particular bit position. Write operation of this system will be explained; 
r ead  operation is  very s imilar ,  with some additional gating required.  
Basic System 
Seven essential  elements a r e  comprised in the basic system (see figure 4). 
Data are s tored in  the shift regis ter ,  the input flip-flop, and the output flip- 
flop. The shift reg is te r  i s  always filled f rom the left, and the output flip-flop 
is filled f r o m  the shift regis ter  position specified by the current  address  
reg is te r  (CAR). CAR is incremented for  each shift to the right and is decre-  
mented af ter  each output to  the  output flip-flop. 
full), and sync (read/wri te  synchronizer) are used t o  control the data t r ans fe r s  
F 0 (output empty), Fin (input 
and synchronize the operation logically. 
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Operating States 
Basic operating s ta tes  of the system a r e  indicated in figure 5; normal  
res t ing point of the system is input flip-flop empty, and the output flip-flop 
full. 
ations of the settings of the control flip-flops a r e  i l lustrated as the other 
blocks. 
labels indicate what caused the state change. 
This i s  illustrated as the bottom state of the diagram. Other combin- 
Arrows indicate the path i n  which a change in state may occur; the 
The sync flip-flop prevents attempts to read  and write simultaneously. 
Since the inputting and outputting of the data a r e  asynchronous to one another, 
some method must be provided for synchronization of the data t ransfer  to  
ensure that  no bits a r e  lost o r  generated. 
t ra ted in figure 6,  along with appropriate timing diagram. 
i s  used to  synchronize the spacecraft  clock t o  the recorder  oscillator (not 
shown) . 
A method of synchronizing is illus- 
A similar  sys tem 
Figure 7 i l lustrates the complete state diagram that includes the syn- 
chronization flip-flop. Since there  a r e  three flip-flops, there a r e  eight 
logical control states.  
except setting and clearing the F 
Logic a1 Equations 
The falling edge of the oscil lator clocks all operations 
flip-flop. 
0 
Logical equations in the list below describe how the hardware must  be 
implemented f rom a logical standpoint in order  t o  per form the function acting 
as a buffer storage unit. 
control data t ransfers .  
the read/wri te  line ( see  figure 1). 
changes f rom write to read;  all operations remain  the same. 
It should be noticed that only one clock is used t o  
Inputting or  outputting is determined by the status of 
Only the source and destination of the data 
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TCAR4 
counter -- 
= CAR . Sync + CAR3'Sync -3 
Underlined terms (-) indicate the dynamic change clocks the event. 
= Clock. write data 
= Clock. write data 
Din 
Din 
= Clock. Fin 
Fin = Sync' Osc' Fin 
Shift RT = Osc' Sync' F in 
Inc CAR = Osc- Sync. Fin 
Dec CAR = Osc' Sync 
s Sync = Fo' OSC 
- 
r Sync = Fo'Osc 
= Tach 
0 
dc Set F 
dc Reset  Fo = Osc. Sync 
- CARl = Osc '  (Sync + Fin) JCAR 1 - K  
-- 
= CAR1- Sync + CAR1'Sync - 
= CARZ* Sync + CAR2* Sync 
TCAR2 
TCAR3 
CAR is a basic 
count up- count 
down binary 
--
= CAR4'Sync + CAR4 Sync 
TCAR5 
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Do 
so 
so 
s1 
s1 
s s2; 
s2 
'N 
'N 
= (Osc. Sync Write + Clock. Read) 
----- 
(CAR5 CAR4 CAR3 CAR2 CARl So + 
----- Setting of 
CAR5 CAR4 CAR3 CARZ CARl SI + , directed 
0 
- 
CARS etc. 
CAR5 CAR4 CAR3 CAR2 CARl S31) 
Shift Register 
= Sync. Fin* OSC Din 
= Sync. Fin* OSC Din 
= Sync. Fin' Osc So 
= Sync' F ~ ~ *  osc 
= Sync. Fin' OSC SI 
= Sync. F ~ ~ *  osc 
etc. 
_c_ 
= Sync. Fin- Osc SN- 
by cur ren t  
contents of 
the CAR. 
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Hardware Estimate 
Hardware estimated for accomplishing the function de scribed and 
for implementing the logic equations breaks down as follows: 
Current  Address Register 
Sync 
Shift Register 
Data Out 
Date In 
, Input Full  
Total 
Flip- flop Gate 
5 10  
1 2 
32 
1 
64 
12 
1 - 
1 - 
42 89 
Inverter 
2 
Digital- t 0- Analog (D /A) C onver te  r 
One possible configuration for the D / A  converter is  shown in figure 8. 
The converter is required to  provide an analog signal to the servo  system 
which is proportional to  the contents of the CAR. One-half full is treated 
as nominal. 
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SERVO SYSTEM 
Describing the servo system includes showing how the open-loop 
t ransfer  function is synthesized and discussing a phase-lock loop with com- 
par ison of communication type voltage control oscil lators (VCO) with 
electromechanical VCOs.  
Frequency Response 
I 
I 
I 
Synthesis used at Borg-Warner Controls involves the methods of Bode 
plots o r  templates and the Nichols chart. With the fixed plant established, 
the phase equalizing network is selected to provide maximum phase lead at  
the estimated natural frequency of the closed-loop system. Complete open- 
loop t ransfer  function i s  calculated (using the Boonshaft and Fuchs response 
slide rule,  or  by computer). 
A template relating decibels and phase angle is made and super- 
imposed on the Nichols chart. 
formation of the open-loop t ransfer  function to the closed-loop t ransfer  
function in  the frequency domain; i. e . ,  KG to K G / ( l  + KG), where KG is 
the open-loop polynomial in S and KG/(1 + KG) is the closed-loop polynomial. 
Such a chart is a complex variable t rans-  
I 
While not particularly elegant, the method is straightforward and 
requires  only a short  time to accomplish. While the natural frequency (and 
bandwidth) must  still be estimated, the method does establish damping rat io  
l 
l 
and gain variation sensitivity quickly. 
If the initial resul ts  a r e  not satisfactory, insight is provided t o  make 
a second or third calculation yield satisfactory results.  
filtering functions can be synthesized. 
In this manner, all 
Phase Lock Loops (PLL) 
A paper by Jaffee and Rechtin of JPL* describes the use  of the phase 
loop for  detection and tracking of narrow band signals in the presence of 
wideband noise. 
Communications Systems (PLL). 
PLLs  generally a r e  not used as detectors nor a r e  required to operate in  
the presence of wideband noise, it is still useful to study the PLLs  of com- 
While tape recorder  capstan servo  system 
I 
munications systems for these reasons: 
A. There is very little published data concerning PLLs  used for 
purposes other than communications. 
B. Many concepts of the communication system are applicable to  
the electromechanical system. 
Similarities and Differences. Similarities and differences of these two 
types of PLLs a r e  now described. Referring to figure 11 of the Jaffee and 
Rechtin paper,  and to Borg-Warner Controls figure 9, the following simi- 
larities and differences + re  noted: 
A. The communications system VCO is replaced by an electro- 
mechanical VCO consisting of the motor; a frequency generating tachometer 
consisting, perhaps, of a toothed-wheel and sensor;  a frequency discr im- 
inator;  a ripple filter; and a d-c amplifier. These a r e  connected in a closed- 
loop configuration commonly called a velocity servo o r  the coarse  speed 
control. Such a configuration is entirely analogous to the all electronic 
VCO with the basic difference that there is a t ime constant associated with 
the electromechanical VCO, This time constant is essentially that of the 
motor and its iner t ia  load reduced by the gain and feedback factors of the 
*Jaffee and Rechtin, "Design and Performance of Phase  Lock Circuits Capable 
Noise Levels, I '  Information Theory, IRE Transactions,  March 1955. 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  
of N e a r  Optimum Performance Over a Wide Range of Input and Signal and 
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closed-loop system. 
amplifier in which the bandwidth increases a s  the amount of feedback 
increases .  Similarly, the closed-loop gain of such an amplifier configura- 
tion decreases  a s  the bandwidth increases ,  preseri-ing the original open- 
loop gain-bandwidth product. ) 
(This concept i s  no different than that of a feedback 
B. A bistable multivibrator (flip-flop) is used by the electromechan- 
ical  se rvo  system as a phase detector rather than the bridge multiplier 
(balanced modulator) referenced by Jaffee and Rechtin. 
detector::: is a lso used in communications system PLL, however. 
The flip-flop phase 
C .  The loop fi l ter  i n  the commu~iications system PLL functions 
both to phase equalize the low frequency signals and to attenuate the high 
frequency te rm assumed negligible in  the Jaffee and Rechtin analysis. 
different type of loop fi l ter  i s  used in the electromechanical system pri-  
mari ly  because of the added t ime constant of the electromechanical VCO. 
Good transient response and minimum e r r o r  (flutter)  a r e  design goals. 
Generally speaking, capstan motor PLLs a re  not subject to reference 
frequency spurious bandpassed noise (Jaffee and Rechtin), but instead a r e  
A 
exposed to  spurious torques on the motor shaft caused by motor cogging, 
bearing irregularit  les ,  e tc . ,  which produce phase e r r o r .  Such f i l ters  do 
not necessarily provide adequate ca r r i e r  frequency attenuation. 
attenuation is essential in order  that linear operations such as amplifi- 
cation be achieved. 
Such 
~ 
A separate ripple fi l ter  i s  therefore required. 
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A l inear system greatly improves syncAlronization. Use of such a 
sys tem is a basic assumption of the Byrne paper which deals heavily with 
synchronization analysis . 
Nonlinearitie s 
I Extensive nonlinearitie s exist with the electromechanical P L L  which 
I 
do not occur with the communications PLL. These consist  of: 
A. Current  limiting of the motor system (a typical tape recorder  
specification) which limits the accelerating torque of the motor and can be 
viewed as a saturation type of nonlinearity (figure 10). 
B. E r r o r  output saturation i s  a fundamental nonlinearity for both 
types of PLL. Such saturation occurs in amplifiers when the output voltage 
approaches the amplifier power supply voltage. It i s  graphically shown in 
figure 11. 
C. A very important nonlinearity inherent to simple implementation 
is the use of a single-ended power amplifier a s  the motor dr iver .  Such 
amplifiers cannot provide negative current.  When the load i s  a d-c motor 
possessing back emf, the output transistor operates only over a reduced 
In practice,  for constant supplyminus E BEMV' voltage range, namely E 
o r  slowly varying speed applications, th i s  circuit  does not become nonlinear. 
Fo r  large negative- going commands to  reduce speed, however, the non- 
l inearity will be introduced and friction alone will slow the tape transport .  
Graphically, this single-ended amplifier nonlinearity is shown in figure 12. 
Fo r  the motor to slow down, the t ransis tor  operating point goes f rom 
A to B as indicated by the arrows. 
rionlinearity when using a d-c motor. 
A push-pull amplifier will co r rec t  this 
With the inverter  /a-c  motor 
- 1 0 -  
equivalent to the d-c motor,  it i s  not possible to supply negative current  
to the inverter .  
amplifier. 
the d-c motor.  
by switching the phase angle of one of the 2-phase power supplies. 
This arrangement thus is compatible with the single-ended 
Fortunately, the a-c motor does not provide a back emf as does 
With the present configuration braking torque can be provided 
D. The phase detector of the communications PLL is the principal 
nonlinearity of such systems. 
nous output i s  a sinusoid, inherently unstable over 50 percent of i ts  range, 
which hinders synchronization. Later papers such a s  Byrne, discuss the 
l inear phase detector approach also used in  capstan motor PLL.  
nonlinearities a r e  shown in  figure 13. 
In the Jaffe and Rechtin paper, the asynchro- 
These 
Synchronization studies of PLL include only this phase detector non- 
In practice it is necessary t o  include all nonlinearities in order  l inearity.  
to de sign for predictable synchronization. 
In addition to nonlinearities, other important factors affect perfor- 
These include amplifier drift  power supply, mance and must  be considered. 
drive supply voltage variation ac and dc, the previously mentioned spurious 
m o t w  torques, and resonances such as caused by ree l  inertia/tape compliance. 
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I 
Tach pulse Shift and Load 
=0 
occurr ing after 
- I  Fin 
r 
FO Fin ut Flip- flop 
output 
Ful l  
Data Clock 
I Input Full  
Increment CAR 
(Awaiting transfer of input 
bit to shift regis ter)  
output input 
Ful l  Empty 
(Normal ready s ta te ,  
awaiting data) 
Load Output 
Figure 5. Basic System Control State Diagram 
(Write Mode) 
- l b  - 
Tach 
Oscillator 0 
0 s cil lat  or  
dc Set 
F Set Sync 
0 
I 
Clear 
dc Reset 
FO 
Tach 
m a y  occur 
any t ime I 
output  
I 
Output to 
Decrement 
CAR 
Figure 6. Synchronization Logic (Record Mode) 
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--- 
Sync. F .F. 
f -  o in 
\ 
/ /- a- \ 
Data Clock Shift and Increment CAR 
/ - - f-J-J-7 
/ 
4 
. - -ae-= Fin 
Sync Fo Fin 
'\ 
\ 
Decrement C A R  
Decrement CA 
Shift and If oscillator is 
Inc r e  men t CAR coincident with 
data clock I 
I - - - -_- -  
Figure 7 .  Shift Buffer System State Diagram 
(Write Mode) 
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E r r o r  Output 
Signal 
E r r o r  Input Signal 
Figure 11. E r r o r  Output Saturation Character is t ic  
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Current  
oad 
emf - Across  the Driving 
Transis tor  
Figure 12. Drive Circuit Current-emf Character is t ics  
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APPENDIX 
DERIVATION O F  MAXIMUM STORAGE REQUIREMENTS 
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DERIVATION O F  MAXIMUM STORAGE R E Q U I R E M E N T S  
Storage requirement (in bits) i s  approximately: 
( data ra te)( t ime to  change speed) 
2 storage = 
Time to change speed (to a first approximation) is: 
speed t ime = ax c e l e r  ation 
speed 
= minimum mean torque of motor - maximum friction torque 
maximum moment of iner t ia  at the motor 
J ( data ra te ) (  V ) (  s )  storage = (2)(TM - TF) 
The requirements a r e  for a maximum 
data ra te  = 1000 bps 
and the speed reduction is: 
r a d o f  tape 2 rad  3000 r ev  sec  min - 
min 4 x  60 sec motion r ev  
= 25 
Thus: 
1000 bits 25 r ad  1 in. .T g m c m  sec 
sec in. s ec "S r ad  storage = 
( 2 ) ( T ~  - T ~ )  g m  c m  
J 
'M - TF 
S storage = 12,  500 
- 1 -  
An estimate of the maximum storage requir-ement may be obtained 
by looking at a worst  case  situation. Assume: 
Accelerating Torque = 10 g c m  
2 Effective Inertia = 0. 003 g cm sec  
Then 
I 
Estimated Maximum Storage Requirement 
- (12, 500 )(O. 003) 
10 
- 
Since the data ra te  may increase or decrease 2 1 3  bits a r e  required 
o r  26 bits total. 
- - - - - - - _ _ _ _ _ _ _ _ _ _ _ _ _ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
*During this development, about double this capacity will be provided to be 
su re  that no bit loss  qccurs. 
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